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Three typical hybrid computers in industry and educa-
tional institutions are presented. The hybrid computer 
designed and built at the University of Missouri at Rolla 
consists of an SCC-650 digital computer, a TR-48 analog 
comp~ter, and a hybrid interface. The interface permits the 
digital computer to control the modes of operation on the 
analog computer. There are also 9 multiple-pole relays on 
the interface that can be controlled by the digital computer. 
A 320 hole removable patchboard is included in the interfa.:e. 
There are l+O t:runk lines from the analog computer that are 
present on the patchboard. The 4 digital-to-analog channels 
and the 8 analog-to-digital channels are present on the 
patchboard. The relay contacts are available for patching 
on the patchboard. Also present on the patchboard are a 
12-bit input status register, the 12 output bits of the 
accu:;:ulator, hybrid interface cornmands, and an assortment 
of patchable logic. 
The outputs of the flip-flops in the interface logic 
are displayed on a display panel. A set of s1.-Ji.tches for 
rr.anual control of the analog com~)uter modes is available on 
the interface. The patchboard allows a large amount of 
flexibility for solving problems on the hybrid computer. 
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Ever since computers were introduced for scientific 
computation, the analog and digital computer have been in 
competition with each other. In the past few years the 
emphasis has been toward finding methods to combine the two 
types of computers into a system that would utilize the 
1 
advantages of both the analog and the digital techniques. 
The basic idea of the term "hybrid computer" is presented in 
this paper. The number and types of hybrid systems are very 
extensive. Three representative systems, one in industry 
and two in educational institutions, are studied. Then a 
detailed description of the hybrid computer at the University 
of Misaouri at Rolla is presented. 
A hybrid computer is composed of a gener-·al-purpose 
digital computer and one or more analog comp~ters connected 
by an interface. The interface usually includes: digital-
to-analog converters, analog-to-d!gital converters, and logic 
control for the hybrid syatem. 
B. ~~Lpe~_~f Apg~ications 
In the 1960rs, the need for a computer system to solve 
large-scale simuJ~tion problems for the missile and space 
industries became apparent. 1 According to Barnhart , the 
first opei,ational hybrid computing system 1-:as developed at 
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the Convair Astronautics Division of General Dynamics in San 
Diego and the Space Technology Laboratories in Los Angeles. 
This hybrid system 1vas used to solve the complete mission 
simulation of the trajectory of a long-range missile. 
Although the basic idea for a hybrid computer system 
was conceived to solve large-scale simulation problems that 
were beforehand unsolvable, this new engineering computer aid 
has come to r...ave far wider applications. A few examples of 
the types of applications are: the analysis of feedback 
control systems, hybrid computer solutions of partial differ-
enti~l equations by Monte Carlo methods, power and cross-
power spectrum analysis, the solution of optimal control 
problems and time-optimal adaptive control systems, deter-
mination of probability distributions, ECG wave measurement 
fo:::- automatic diagnosis of arrhythmias, design of magnetic 
systems to transport high energy beams. An excellent refer-
ence for recent articles on hybrid systems and hybrid com-
putatlon is Simulation magazine. 
II. ADVANTAGES AND DISADVANTAGES OF HYBRID COMPLYI'ERS 
A. Cost and Set-up Time 
The hybrid systems that were first constructed in the 
United States were generally designed for large-scale sim-
ulation. These systems utilized some of the fastest and 
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largest digital computers available---Univac 1103A or the 
IBM 704---along with general-purpose analog computing equip-
ment. The hybrid interface at that time could be character-
ized as expensive, slow, and generally troublesome data-
conversion equipment. However, estimates of economic savings 
ranging from 20:1 to 600:1 can be realized by using hybrid 
computation instead of general-purpose digital computation1 . 
Electronics Associates, Inc. has recently introduced 
a series of totally integrated hybrid systems. One of these 
systems, the EAI 8900, features over 300 operational ampli-
fiers, a 32-bit word length digital computer with up to 64K 
of core memory, 2 microsecond memory access time, 64 fully 
buffered channels, analog-to-digital conversion units, and 
digital-to-analog conversion units. The selling price for 
the 8900 hybrid system ranges from $250,000 to over $2 mil-
lion, depending upon the auxiliary equipment needed1 • 
The potential cost savings for set-up time and actual 
compLlter' time using a hybrid system will depend upon the 
type of problem to be solved. Hybrid computation.becomes 
economically advantageous whenever a significant portion of 
the problem is not well suited to either digital or analog 
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computer compu.tation. High costs in both equipment and 
programming arise from the attempts to compensate for solv-
ing an equ.at ion for which the conp•..1ter i.s not sui ted. Exam-
ples of this would be the need for multiple amplitude seal-
ing when t:1e dynamic range of the analog computer is exceed-
ed, or the need for exotic software routines when real-time 
digital tectm.iques are applied to high frequency equations. 
When a large nt~ber of short analog compQter runs can be 
automated, hybrid techniques can save both set-up and run 
t . 2 lme . Efficient use of the hybrid system and especially 
the digital computer will determine to a great extent the 
cost of using hybrid equipment. 
There are two basic questions in deciding which type of 
a computer to use for an engineering problem. I:Jl!at is the 
dynamic range of values expected f'rom each of the variables? 
What is the frequency range of the variables? In most cases 
if the variables have a small dynamic range and the fre-
quency bandwidth is less than 100 Hz., the problem can be 
solved using the analog computer. If these conditions are 
not met or if very high accuracy is needed in the calcula-
tions, then a digital computer s~ould be used. 
When an engineering problem has some variables vlith a 
small dy.r1amic r9.nge, some with a la.rge dynamic range, some 
w:tth high frequency components_, and some that ha\·e low fre-
quency components, the most efficient method of computation 
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is the hybrid computer. The basic philosophy for assi8nmc:nt 
of a variable to a computer is: 1) the variables with high 
frequency 2 low accuracy, and small dynamic range are pro-
grammed on the analog corrputer; 2) the variables with low 
frequency, high accuracy 2 and large dynamic range are pro-
gram~ed on the digital computer. Using this scheme~ the 
advantages of the digital computer and the aJvantagcs of the 
analog computer are both utilized in a hybrid system. 
The transfer of data between computers is a system 
limitation and a source of error. The data transfer in-
eludes sampling, quantizing, and conversion. The conversion 
accuracy J.s dependent. upon the number of bits in the data 
\vord. 
III. HYBRID SYSTEMS IN INDUSTRY JI.ND EDUCATION 
One of the leading industrial users and developers of 
hybrid computation is discussed in this section. Also, two 
of the most detailed and representative hybrid computer 
systems available in educational institutions is examined. 
A. ~he Hybrid System at the Boeing Company3 
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The hybrid computer laboratory at The Boeing Company's 
Aerospace Group consists of a Scientific Data System SDS 9300 
digital computer with 24K o~ core memory and four tape units, 
t·:;o--approximatcly 400 opei'ational amplifier analog com-
puters_, one--approximately 300 operational amplif'ier analog 
computer .• and the hybrid interface. The system also has 24 
levels of priority interrupt_, 64 sense lines_, 64 control 
lines_, a card reader_, and a high speed printer. The hybrid 
interface system ccntains 16 analog-to-digital converters 
and 24 digital-to-analog converters. A sense and control 
system with control lines is connected to all analog control 
functions in the computer. The status of each analog con-
trol function is sent back on a sense line. There are also 
a nL~ber of sense and control lines that are free for assign-
ment to other functions that may be present in a given 
problem. 
A very advantageous and u.nique f'eature of the interface 
is a patchboard called the "Interrupt Programmer". All of 
the sense lines, the interrupt inputs_, analog-to-digital and 
digital-to-analog conversion comrr.and inputs_, timer control 
outputs, and other inputs and outputs are patchable on the 
interface patchboard. 
B. ~.t:.e Ijybrid System at University of '\tJisconsin4 
The analog portion of the hybrid system is an Applied 
Dy-:r1s_mics_, Inc. AD-256 analog computer with the 1'ollowing 
equipment: 192 operational amplifiers with l.J.S integrators_, 
30 multipliers_, 120 servo-set potentiometers_, 8 diode fu..rlc-
tion generators, 24 electronic comparators_, and assorted 
logic switches, gates, and flip-flops. 
is a Scientific Data System SDS-930. 
The digital computer 
It has a 24-bit word 
length, a 1.75 microsecond cycle time, 8K of core memory, 
and 10 interrupt channels. The peripheral equipment includes 
two tape units, a card reader_, a line printer, and a type-
writer. 
The interface system contains 8 digital-to-analog con-
verters and 8 analog-to-digital converters. The analog-to-
digital conversion rate is 20,000 words per second. Very 
little logic is present in the interface and as a consequence 
the control is primarily accomplished from the analog com-
puter by the interrupt lines. No patchboards are available 
on the hybrid interface. A limited amow1t of flexibility is 
obtained through the logic and trunk patchboards on the 
AD-256 analog computer. 
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C. :The H;)rbr.'id Systell! at University of Iowa5 
This hybrid computer system employs an Electronic 
Associates~ Inc. TR-48 analog computer and a Scientific Data 
System SDS-92 digital computer. The equ.iprnent included in 
the TR-48 are six quarter-square multipliers, two :function 
generators, and external slave control. No patchable logic 
is used with this system. The SDS-92 is a real-time computer 
with 8K of core memory and a 12-bit word length. The mem-
ory access time is approximately 1.75 microseconds. Periph-
eral equipment used in conjunction with the SDS-92 are a 
card reader, a typewriter, paper tape punch and reader, a!1d 
a magnetic tape unit. 
The hybrid interface contains an SDS-DA-31-15 digital-
to-analog converter with six chaEnels, thirty-two SDS-SS-10 
sample-and-hold amplifiers combined with an SDS-MU-55 multi-
plexer and an SDS-AD-21 analog-to-digital converter, and 
internal logic :for digital computer control o:f three modes 
in the analog computer--reset, hold, and operate. A real-
time clock to provide a time base for the digital computer 
is also available at the interface. The analog-to-digital 
conversion rate is 20,000 words per second. The potset mode 
on the analog computer is not controlled by the digital com-
puter. This mode can be set at the analog console. All 
digital-to-analog, analog-to-digital~ and interrupt chan-
nels are avatlable to the programmer on the analog patch-
board. 
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D. The Hybrid System at University of Hissouri at Rolla 
The analog section of this hybrid system is an Elect-
tronic Associates, Inc. TR-48 general purpose analog computer. 
There are 48 operational amplifiers of which 18 may be used 
as integrators. Other equipment includes 5 function switches, 
3 variable diode function generators, 5 quarter-square multi-
pliers, 2 electronic comparators, a sine-cosine diode func-
tion generator, a log x diode function generator, and exter-
nal slave control. The digital section consists of a Scien-
tific Control Corporation SCC-650 general-purpose digital 
computer. It includes a 12-bit word length, 4K words of 
core memory, 2 microsecond cycle time, and a priority inter-
rupt channel. Also contained in the SCC-650 are the 4 
digltal-to-analog converters and the 8 analog-to-digital 
converters. The analog-to-digital conversion rate is vari-
able from 2,500 words per second to 20,000 words per second. 
Data transfer between the hybrid interface and the ana-
log computer is accomplished through 40 trunk lines. Hhen 
the slave button is depressed on the analog console, mode 
selection on the analog computer is controlled by cor.rrnands 
from the digital computer. These commands are decoded and 
converted for analog computer use by the interface. All four 
modes can be controlled by the digital cornputer--potset, 
reset, hold, and operate. The analog computer can be used 
in the manual mode by depressing any of the mode switches 
on the analog console. A removable patchboard with over 300 
holes is contained in the interface. This patchboard 
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displays all analog trunk lines, the analog-to-digital con-
verter channels and the digital-to-analog converter channels, 
the unbuffered output of the digital CPU accumulator, the 
priority interrupt channel, various I/0 digital commands, 
and a larg~ selection of patchable logic. Also, the inter-
face has 9, multiple-pole, double-throw relays. Both relay 
inputs and r'elay contacts are available at the patchboard. 
These relays are controlled through a set of flip-flops by 
the digital computer. An U..'J.buffered 12-bit status register 
is patchable on the hybrid interface. 
E. Evaluation of the UMR Hybrid System 
The hybr'id system at the University of Missouri at Rolla 
has incorporated in a limited sense many of the advantages 
from each of the three other systems presented in this paper. 
A patchboard on the interface allows a great amount of flex-
ibility in setting up a hybrid problem. The patchboard con-
tains 9 digital-controlled relays. The relay contacts are 
available for p3.tchlng on the patchboard. With this set up 
the digital--to-analog channels can be switched from one 
analog trunk line to another trunk line. This allovJS the 
digital-to-analog converters to be used for more than one 
va~iable o~ constant in a problem. Logic gates and flip-
flops are also patchable on the interface. The hardware 
limitations on the analog computer and the digital computer 
d.lctate the size of problem that can be solved on the hybrid 
::::ystem. Some of these llmitations are only 4K of Gore 
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memory~ no servo-set potentiometers or digital coefficient 
units~ only 4 digital-to-analog converters, and only one 
priority interrupt channel. A multi-channel interrupt 
system is possible using the status inputs on the hybrid 
interface along with a software routine. 
This small hybrid system is very useful when the flex-
ibility and the total cost of the system are taken into ac-
count. The need for a hybrid language softvJare routine is 
apparent since the digital computer accepts only machine 
language and Basic ASA Fortran programs. 
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Procedure for Po\vering Up the Hybrid Computer 
1. Depress the POtVER switch and depress the PS mode switch. 
(analog computer) 
2. Insert the analog patchboard. (analog computer) 
3. Hold START button down and depress POWER-ON button,; 
after 5 seconds, release START. (digital computer) 
4. Check cables between the analog computer, the digital 
computer, and the interface. 
5- Turn ON CBl. (power control panel at the bottom of the 
hybrid interface) 
6. Verify that the POHER ON indicator is lighted and that 
all 5 power indicators on the s/PAC power supply are 
lighted. (Hybrid interface) 
7. Depress PS and LC buttons and verify that all flip-
flop indicators are not lighted and the PS indicator 
is lighted. (the display panel at the top of the 
hybrid interface) 
8. Set mode switch to SL. (analog computer) 
9. Insert interface patchboard and check to see that the 
vJOrd FRONT is present at the top of the patchboard. 




pet"lera.l_pescription of the Patchboard 
The patchboard contains 320 patchable holes. A layout 
of the patchboard is sho~n in Figure 1. Identification of 
the different holes on the patchboard is achieved by number-
ing the columns 1 through 16 and lettering the rmvs A 
through T. Therefore each hole has a letter and a number 
associated with it. The letters are shown on the left-hand 
side and the nwnbers are shown along the top of the patch-
board. 
~ Transfer Between the Analog and the Digital gompute~ 
Colmnns 1 and 2 on the left are the analog trunk lines 
that are present on the analog patchboard. These holes are 
connected to the corresponding trunk holes on the analog 
computer. This is the only means of data transfer for ana-
log information to and from the digital computer. The data 
transfer to and from the digital computer is accomplished 
by the digital-to-analog converters (A3 through D3) and the 
analog-to-digital converters (E3 through L3). 
Mode Control and Flip-flop Control Commands 
The instructions SEL 120 and TMR '20 along with a con-
trol word loaded into the acc\~ulator permit the hybrid inter-
face to be selected and terminated. The apostrophe in front 
of the number is a designation that the number is in base 8. 
The interface responds to other digital computer cornn1ands 
only when the interface has been selected. The appropriate 
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oct a 1 code \·:ord to be loe.ded into the acctm1u13 tor is 0001. 
The instruction TFA '20 along vlith a control vJOrd 
loaded into the acct..m1ulator controls the a:aalog computer 
1nodes and flip-flops 0 through 8. The outputs of flip-flops 
0 through 8 are displayed on the interface patchboard (B4 
through Bl2 and C4 through Cl2). The control word structure 
is as follows: 
0 1 2 3 4 5 6 7 8 9 10 11 
l F}'o[£FiTjF2 !_FF31 FF4 I FF~}~F6 j FF71 FFBI sR [ 1=-=:J 
CPU Accumulator '----~ 
Modes are 
Coded 
The flip-flop bit determines whether or not that p.:1rticular 
flip-flop is addressed. t\lhen it is addressed, that bit is 
l(true). The flip-flop is set if SR is l(true) and reset if 
SR is O(false). The mode control encodes the last 2 bits 
of the accumulator with the first ten bits O(false). The 
















The mode control corr.mands control flip-flops on the hybrid 
interface. The true and false outputs of these flip-flops 
are displayed on the interface patchboard (Bl5 through El5 
and Bl6 through El6). The TFA '20 i:1strt~ction causes the 
next instruction to be skipped unless Cl3 on the interface 
patchboard is patched to Bl3. 
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P~tchboard Relays 
In the center of the interface patchboard are 9 relays 
with multiple contacts. Each relay is controlled by a 
relay driver. The relay and its driver are all in one col-
umn. For example, relay 0 has two relay driver inputs (D4 
and E4) and five sets of contacts (F4 through T4). A logic 
O(ground) on either of the relay driver inputs energizes 
the relay. Relay contacts are shmvn in the normally-closed 
position. These relays can be controlled by the digital 
computer by patching the relay drivers to the flip-flop out-
puts just above them. 
Jnput Device Status Command 
The instruction DST '20 transfers the 12 status inputs 
(Fl5 through Kl5 and Fl6 through Kl6) into the digital CPU 
accumulator. The numbers on the status inputs correspond 
to the accumulator bits (0 is AOO, 1 is AOl, etc.). If 
these status inputs are not patched or have a logic 1 (-6 
volts) on them, the corresponding accumulator bits are 
l(true). If the status inputs have a logic O(ground) on 
them, the corresponding bits are O(false). The DST '20 
instruction causes the next instruction to be skipped unless 
hole Cl4 on the interface patchboard is patched to Bl4. 
Sk~-~___!~evice Flag f_onnnand 
Tlte instruction SDF 120 causes the next instruction to 
be skipped unless a logic O(ground) is patched to El4 on the 
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The digital computer has a priority interrupt channel. 
The interrupt channel is displayed at El3 on the interface 
patchboard. When a logic O(ground) is patched to El3 and 
the interrupts on the digital computer are enabled, the 
computer performs a jump and store location instruction to 
octal memory location '7777. 
Pat~hboard Logic 
The lower right-hand corner of the interface patchboard 
contains the patchable logic. There are NAND gates, DC set-
reset flip-flops~ diode clusters, and inverters. Four of 
the NAND gates have expandable inputs. They are designated 
with an N(diode node). A logic 1 is -6 volts and a logic 
0 is ground. There are two level converters on the patch-
board that convert comparator logic on the analog computer 
to patchboard logic. 
Sample Problem 
__ __.__ __ -~--
The following sample problem is included to illustrate 
the hyb.cid system. A linear, second-order differential 
equation with constant coefficients is programmed on the 
analog computer. The damping ratio is varied by switching 
in different values in the feedback loop as shmv11 in Figure 
2. A suggested patching layout is also shov..'l"l in Figure 2. 
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A listing of the digital computer progralil is shown below. 





























































































































Set relays for the run 
Enter RESET mode 
Delay 4 seconds 
Enter OPERATE mode 
Hait for completion 
of analog run 
Repeat until all 4 runs 
are completed 
Enter POTSET mode 
Run 1: K8 reset; K7 reset 
Run 2: K8 set; K7 reset 
Run 3: K8 set; K7 set 
Run 4: K8 reset; K7 set 
Aft:er executing the conn·nand to set the analog computer 
in the RESET mode, it is necessary to provide a delay while 
the initial conditions are being applied to the integrators. 
The delay must be generated by a software routine. Locations 
0006 through 0017 contain an example routine that generates 
a delay. The following are some sample delay times. 


































This command sets a 
flip-flop in the 
hybrid interface which 
places it in a mode to 
respond to all further 
commands. 
This command resets 
the hybrid interface 
flip-flop and places 
it in a mode which 
will not respond to 
any subsequent 
commands. 
This command skips 
the next instruction 
when the DF hole on 
the patchboard is at 
-6 volts or not patch-
ed. When this hole 
is grounded~ the next 
sequential instruction 
is executed. 
This command looks to 
the accumulator for 
further instructions. 
The accumulator is 
decoded to perform 
the hybrid control 
functions. 
This command allows 
the 12 bits from the 
sta~us inputs on the 
interface patchboard 




Logic Diagrams and Wire Lists 
This section is included as an aid in maintenance and 
trouble-shooting. Logic converters are needed between the 
digital computer and the S/PAC logic cards. Figure 3 shows 
the converter that converts a logic 1 on the digital com-
puter to a logic 1 on the interface. Figure 4 shows the 
converter used to convert a logic 1 on the interface to a 
logic 1 on the digital computer. Figure 5 shows the con-
nection of the switches on the front panel of the interface. 
Pages 26 through 35 are the logic diagrams. The tri-
angle sywbol is a power amplifier with inversion of the 
input. The NAI\TD gate symbol with a circle on the output is 
a standard NAND gate. The NAND gate symbol without the 
circle is a diode cluster. The flip-flop s~nbol with an RD 
on the inside is a relay driver. The 2 inputs are NOR inputs. 
One output: on each relay is labeled, for example, RELAY lA. 
The ntlmber 1 refers to a particular relay. The letter A 
refErs to the pin nt~ber on that relay. Figure 6 shows the 
relay pin labeling scheme. 
The ntm1ber on the inside of the logic symbol is the 
file m.l.ITlber of the logic card. The numbers on the outside 
of the logic symbols are the pin nt@bers for that logic card. 
The notation of the form PB-B4 means the interface patch-
board, pin B4. 




external cables and all internal rack wiring. The last page 
is a list of the logic cards and their respective file numbers. 
All of the flip-flops in the logic diagrams are DC set-
reset flip-flops. The flip-flops have diode nodes on both 
the set inputs and the reset inputs. These nodes are shown 
only when they are used. Diode clusters may be connected 
to these nodes to obtain additional NOR inputs to the flip-
flop. Some flip-flops have two DC reset inputs. These 
inputs are NOR inputs to the flip-flops. The standardized 










I 4.2K r 1. 5K 
·"------A../'----!-----~· 2N404 
~ 2N3906 2.2K _j_ 
1N3604 
OUTPUT 
Figure 3. +8V. to -6V. Logic Converter 
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This logic converter is used to convert a logic 1(+8 volts) 
in the digital computer to a logic 1(-6 volts) in the 
interface. A logic O(ground) at the input gives a logic 0 




Figure 4. -6V. to +8V. Logic Converter 
This logic converter is used to convert a logic 1(-6 volts) 
in the interface to a logic 1(+8 volts) in the digital 
computer. A logic 0 (ground) at the input gives a logic 0 



























32 .---~ 1V9- SSEL201-
R4..:._ ____ [?2!1 i~ 













-ll 27 )- R6 26 ·-- [~ . .~- __ __,..---.~ 29 
-- . / 6·--,.::-::20----2,.. 
13 ----·- 28 ..___, 
RJ.- ~-- R7,_tl~ ,,.,0 _ ~--------'2Q_ 
·--· --------. 1.2 18 R8- 14 f:10 ~-- 3 18 1~~ ./R.-, ---- 17 14 ./ '20 t5--:-~ 15 -6--------







TF~g_Q_ __ ·rl~ 
SEL20 l 18 I 10 b-
---. i91- 21 
20 
PSSET- ~1_1~~~20_~ 1 -----._ HSSE'f-
SEL'201 10 8 '~ ----------





TPJ\20 ). s~-=E-=L_;_2_o_1_t>~7 __,_ , 8 9 
8 
AlO-
-----~-__, 21 20 
HESET- y. HOLD-~ P'l'Sl~T- -· 1L~ 2 3 ~7 Q 
-·---·--- ·- 2 
1? 16 
CPRTE- 41 0 5 ---- I 3 33 23 
"3 
PB-Bl3 ~ IDRDY J?:B-:"B1J+ _________ 18I 8 1 ----;2::v2"ii 


















~g§=- ~ 7 !loy=--- 'l 
- 17 
AOB- 30 







-~ T3_.rg 18~"21 r:L~ 19 31 
ENBMD 
6 ENB~ID-'=----14 ~ 17ENBI1D 
l5L": _ _/~ 
r.IDCLR-
~ . c Diagram LOgL 
29 
RSS\'J 
30 5 32 --
31 































SE.r 24V PT - - . 
OPR'rE- 6 12 
15 . nEL.AY lA 
1 14 GND. 
liD 1~ 
------ 19 33 
32 TE 24V OPR - - . 
OPSvl ;- R.ESET- 11 13 
----- 0 RSSW 17 BELAY 2 A 
2 16 1 GND. 
RD 18 
SSEL201- SEL201 
28 25 FF SEL201 
STlllR201- 9 'rMR201 8 SEL201 



















r;c..'2 0'------=-=---~ 9 PB-C4 
,_ __ -J27 29 33 
i~D 






_S.EI.d.2.Q. 1 -~.J 
A01 24 
___ ___j.-----' 18 _!B-B ~ PB-D5 
_AQ_;? __ 19~ llt- 8 J ,.. -----20 -0 .P~-E5 21 
TFA20 LCSW FFl 34 
_A01 l5 _ 




_SE__l2 .. DJ.__ 19 13 
18 












14 11 PB-E6 6 
FF2 15 




















_L\...Q.9 ___ 22 5 
23 
_TEA20 
~EL2QJ- 10 17 
11 12 
__ AQ3 ___ 
_f,_09_::_ 26 17 9 
2r 
_'fEA_2_Q_ ___ -
JiEL?_01 1~~ 17 
15~ 16 A04 ·---
li.i29 1~7 - 2 
TFA20 31 -
:sEL2-Q:J, -1~ 17 
19 ' 
A01-J. ·-· 20 



















PB-B PB-D7_ - -2't'L 
25 28 .EB.-EL-1:1:. 13 
17 .R~lay G-A 
FF3 _L_C~~.R_ 2Jt 16 Gnd. 
21 19 PB-C7_ 0 RD 18 
13 20 33 
17 
PB-B8 PB-D8 -24V. 
----
31 23 _R_B-E8 1 24 
FF4 28 
_Re 1<}y A-A 
_L_CS}l__ 24 20 
'"' 
22 19 _PB-C8 ___g_nd. 




8 16 PB_;E9 21 26 
24 £~1~ D·-A 
22 Gnd. 
RD 18 ---~ 
FF5 31t 




SEL201 31 21 -
---·----· I 3 
-~ 2 28 
__ AQ~ 18 







PB-B10 PB - D 10 ,.-------.--=2._4 V • 
11 l? B-ElO ~- 12 
15 Relay E-A 
FF6 25 14 Gnd. 
. SEL20l_ 22 21 o- 18 19 PB-ClO 



















PB ·· B 11 PB - D 11 





2 3 PB-E12 l9 
28 
J_.CSlv __ _ 
22 22 _l'B ·-Cl2 
---~ 29L--·-~ 27 
Logic Diagram 














DST20 20 6 )u-:..,-. -
..:..·------------- __./ .)4 
21 
PB-F16 I \ 1 
---·-----------.:;:}l ~ TNO -ps:r2_Q~_l33·=---
25 
PB-G15 ~-~ 
·--0_26- 'o IN02-DST20 '-
--29 27 . 
PB·-G __ 1_6 __ -;,-\ IN03 -
DST2 0 171 6 Jo · 
PB-Hl5 
DST20 
-----~ 12 10 . 
19[ 6 )6 IN04-
18 
PB-H16 
nsT2o - iJ s"J7 IN05-
----------14--





PB-Jl5 ) 8 




. ~-~ ~-;~--=----;;~1_4_> 9 INlO- . ~ -
PB-K16 ~ INl 1 -
DST20 10 i 4_.,/ \:::> ·-----






















PB-Ml1 _____ j PB-1-113 PB-N11 
PB-J>:~l2 __ :J FFA r-6 llf FFB PB-1-114 PB-Nl2 
22 rn 22 LCSW l'T 12 LCSH 
9 19 
PB-011 PB-0!_3 PB-Pl1 
------ 28 25 31 
FFC FFD 
PH··Ol2 PB-014 PB-P12 26 
----------- 26 33 22 LCS\J 20 LCSW 
--.... -·------. 29 21 
PJ.?_-E 13 ·--N-7~· 27)_EX'f~NT -:~_EXTINT-f-6-1 - 12 !_<;LV6 
18 





















_PB -o.=S ___ ___r-




!_l~16 __ G~ PB-Tl6 
20 ~26 





























3~33 PB-Sl3 25 28 
22 27 PB-Tl3 27 
29 24 
































SIGNAL P604 I Jl 
Pin Pin 
INOO- A A 
INOl- B B 
IN02- c c 
IN03- D D 
IN04- E E 
IN05- F F 
IN06- H G 
IN07- J H 
IN08- K J 
IN09- L K 
INlO- M L 
INll- N M 
ACOO- p N 
ACOl- R 0 
AC02- s p 
AC03- T Q 
AC04- u R 
AC05- v s 
AC06- w T 
Aco~r- X u 
AC08- y v 
AC09- z i!J 
AClO- a X 
ACll- b y 
Gnd. (shields) c 
II d 
II e 
II • f 
R04- h z 
R05- j a 
R06- k b 
R07- 1 c 
R08- m d 
R09- n e 
RlO- p f 
Rll- r g 
IOE- s h 
Spare . ' t j 
RTl- u k 
RT3- v m 
RT4- w 
RT5- X n 
RT7- y p 
ST CLEAR- z q 
EXT I NT- AA r 
SDF- BB s 




SIGNAL P604 Jl 
Pin Pin 
TFA- DD u 
TTA- EE v 




IOP- LL X 
DF- MM y 






SIGNAL P603 J2 
Pin I Pin 
-
A-DO A A 
A-Dl B B 
A-D2 c c 
A-D3 D D 
A-D4 E E 
A-D5 F' F 
A-D6 H G 
A-D7. J H 
Signal Rtn. AA J 
Signal Rtn. BB K 
S1.gnal Rtn. cc L 
Signal Rtn. DD M 
Signal Rtn. EE N 
Signal Rtn. FF p 
Gnd ~ (shields) NN 
D-Al COAX 701 b 
Rtn. COAX 701 c 
D-A2 COAX 702 d 
Rtn. COAX 702 e 
D-A3 COAX 703 h 
Rtn. COAX 703 . k 
D-A4 COAX 704 j 




I ---.-· P61 P3 SIGNAL 
Pin Pin 
Ext. Ref'. In 1 1 
-10 Volt Ref. 2 2 
POTSEr 4 4 OPERATE 5 5 Signal Rtn. 6 6 
TIJVIE SCALE 7 7 Gnd. (shields) . 8 
Trunk 7 9 9 Trunk 8 10 10 
Trunk 10 11 11 
Trunk 1 12 12 
Trunk 4 13 13 
Trunk 2 14 14 
Tru..11k 6 15 15 
Trunk 5 16 16 
-24 Volts 17 17 
RESEr 18 18 
Trunk 9 19 19 






P63 I P5 
Pin Pin 
rrrunk 13 1 1 Trunk 14 2 2 Trunk 15 3 3 Trunk 12 4 4 
Gnd. (shields) 8 
Trunk 9 9 9 Trunk 11 10 10 
Trtmk 6 11 11 
'rrUJ1k 8 12 12 
Trunk 3 13 13 
Trunk 5 14 14 
Trtmk 1 15 15 
Trunk 2 16 16 
Signal Rtn. 17 17 
Trunk 10 18 18 
Trunk 7 19 19 






































































INTERNAL RACK WIRING 
SIGNAL Pl Terminal 
Pin Board 
INOO- A TB3-l 
INOl- B 2 
IN02- c 3 
IN03- D 4 
IN04- .E 5 
IN05- F 6 
IN06- G 7 
IN07- H 8 
IN08- J 9 
IN09- K 10 
INlO- L 11 
INll- M 12 
ACOO- N TBl-1 
ACOl- 0 2 
AC02- p 3 
AC03- Q 4 
AC04- R 5 
AC05- s 6 
AC06- T 7 
AC07- u .8 
AC08- v 9 
AC09- w 10 
AClO- X 11 
ACll- y 12 
R04- z 13 
R05- . a 14 
R06- b 15 
R07- . c 16 
R08- d 17 
R09- e 18 
R10- f 19 
R11- g 20 
IOE- h TB2-1 
RT1- k 2 
. ST CLEAR:.. q 3 
EXT I NT- r 4 
Tlt,A- u 5 
TTA- v 6 
DRDY- w 7 
IOP- X 8 
IDRDY- z 9 
RT3- m 10 
RT5- n 11 
SDF- s 12 
DST- t 13 
DF- y 14 
RT7- p 15 
Spare j TB6-15 
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INTERNAL RACK WIRING 
SIGNAL P2 Patchboard 
Pin Pin 
A-DO A E3 
A-Dl B F3 
A-D2 c G3 
A-D3 D H3 
A-D4 E I3 
.. 
A-DS F J3 
A-D6 G K3 
A-D7 H L3 
D-Al b A3 
D-A2 d B3 
D-A3 h C3 
D-A4 j D3 
Signal Rtn. c TB3-i~ Signal Rtn. e 
Signal Rtn. k 15 
Signal Rtn. m 15 
Signal Rtn. J TB5-10 
Signal Rtn. K 11 
Signal Rtn. L 12 
Signal Rtn. M 13 
Signal Rtn. N 14 
Signal Rtn. p 15 
-
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INTERNAL RACK HIRING 
SIGNAL J3 Patchboard 
Pin Pin 
Trunk 7 9 Dl 
Trunk 8 10 D2 
Trunk 10 11 E2 
Trunk 1 12 Al 
Trunk 4 13 B2 
Trunk 2 14 A2 
Trunk 6 15 C2 
Trunk 5 16 Cl 
Trunk 9 19 El 
Trunk 3 20 Bl 
-Ext: Ref. In 1 TB6-14 
-Ref. ( -lOv.) 2 12 
POT SET 4 Relay 2-1 
OPERATE 5 Relay 2-3 
Signal Rtn. 6 TB3-15 
TIME SCALE 7 TB6-13 
-Rel. VoltT24v.~ 17 Relay 1-8 
-Rel. Volts -24v. 17 Relay 1-10 
-Rel. Volts -24v. 17 Relay 1-12 
-Rel. Volts -24v. 17 Relay 1-13 
RESET 18 Relay 2-2 





I SIGNAL J4 I Patchboard Pin Pin 
Trunk 13 1 T1 
Trunk 14 2 T2 
Trunk 15 3 M2 
Trunk ·12 4 S2 
Trunk 9 9 Rl 
Trunk 11 10 Sl 
Trunk 6 11 P2 
Trunk 8 12 Q2 
Trunk 3 13 01 
Trunk 5 14 Pl 
Trunk 1 15 Nl 
Trunk 2 16 N2 
Trunk 10 18 R2 
Trunk 7 19 Q1 
Trunk )-J. .20 02 
Signal Rtn. 5 TB3-13 
Signal Rtn. 7 14 
Signal Rtn • 17 14 
• 
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INTERNAL RACK WIRING 
' 
SIGNAL J5 Patchboard 
Pin Pin 
Trunk i~ 1 L1 Trunk 2 L2 
Trunk 15 3 M1 
Trunk 12 4 K2 I Trunk 9 9 J1 Trunk 11 10 K1 
Trunk 6 11 H2 
Trunk 8 12 I2 
Trunk 3 13 · G1 
Tru..1k 5 14 H1 
Trunk 1 15 F1 -
Trunk 2 16 F2 
Trunk 10 18 J2 
Trunk 7 19 I1 
Trunk 4 20 G2 






INTERNAL RACK I·JIRING 
SIGNAL Terminal Logic -
Board Converter 
ACOO- TBl-1 S3-K 
ACOl- 2 J 
AC02- 3 H 
AC03- 4 F 
AC04- 5 E 
AC05- 6 D 
AC06- 7 1 
AC07- 8 k 
AC08- 9 j 
AC09- 10 h 
AClO~ 11 f 
ACll- 12 e 
R04- 13 s4-K 
R05- 14 J 
R06- 15 H 
R07- 16 F 
R08- 17 E 
R09- 18 D 
RlO- 19 1 
Rll- 20 k 
EXTINT- TB2-4 S2-S 
TFA- . 5 s4-h 
lOP- 8 e . 
IDRDY- 9 S2-R 
RT3- 10 s4-J 
DST- 13 f 


























































































INTERNAL RACK \ITRING 
SIGNAL Logic Logic 
File - Pin Converter 
INOO- 6-34 Sl-K 
INOl- 6-33 J 
IN02- 6-27 H 
IN03- 6-12 F 
IN04- 6-6 E 
IN05- 6-7 D 
IN06- 5-9 1 
IN07- 5-13 k 
IN08- 5-17 j 
IN09- 5-21 h 
INlO- 4-9 f 
INll- 4-13 e 
Patchboard Logic 
Converter~-Input PB-Ql5 S5-H 
--Output PB-Ql6 p 
Patchboard Logic 
Converter--Input PB-·Pl5 S5-j 





I:t-ITERNAL RACK \HRING 
--
SIGNAL Relay Logic 
No.- Pin Converter 
INOO- 3-1 S1-S 
INOl- 3-2 R 
IN02- 3-3 p 
IN03- 3-4 N 
IN04- 3-5 M 
IN05- 3-6 L 
IN06...; 4-1 t 
IN07- 4-2 s 
IN08- 4-3 r 
IN09- 4-4 p 
IN10..: 4-5 n 
INll- 4-6 m 
INOO- 3-8 TB3-1 
INOl- 3-10 2 
IN02- 3-12 3 
IN03- 3-14 4 
IN04- 3-16 5 
IN05- 3-18 6 
IN06- 4-8 7 
IN07- 4-10 8 
IN08- 4-12 9 
IN09- 4-14 10 
INlO- 4-16 11 




INTERNAL RACK w~RING 
SIGNAL 
Logic Panel Terminal 
File - Pin Board 
AOO- '7-8 TB4-1 
AOl- 7-9 2 
A02- 7-11 3 
A03- 7-12 4 
A04- 7-13 5 
A05- 7-15 6 
A06- . 7-16 7 
A0'7- 7-17 8 
I A08- 7-31 9 A09- . 7-32 10 AlO- 7-24 11 
All- 7-21 12 
ROL~- 11-22 13 
R05- 10-26 14 
R06- 10-27 15 
R07- 12-14 16 
ROB- 10-15 17 
R09- 8-22 18 
R10- 8-23 19 
Rll- 8-24 20 
RT3- 4-18 TB5-1 
TFA- 11-14 2 
DST- 11-20 3 
IOP- 11-10 4 
IDRDY- 3-32 5 
HD- 23-17 PB-C16 
HD 21-23 PB-Cl5 
OP 2-18 PB-Bl5 
OP- 2-12 PB-B16 
PS 2-27 PB-El5 
PS- 2-33 PB-E16 
RS 2-20 PB-Dl5 
RS- 2-25 PB-Dl6 
TFA20- 6-23 PB-C13 
DST20- 6-16 PB-C14 
I:t-fl'LK 8-18 PB-Bl3 





INTERNAL RACK HIRING 
Logic Panel 
. Patchboary SIGNAL File - Pin Pin 
ACOO 15-8 A4 
ACOl 15-25 AS 
A C02 15-30 A6 
AC03 15-35 A7 
AC04 16-35 A8 
AC05 18-8 A9 
AC06 · 18-25 AlO 
AC07 18-30 All 
AC08 18-35 Al2 
AC09 16-30 Al3 
AClO- 12-30 Al4 
ACll 12-35 Al5 
' 
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INTERNAL RACK \\TIRING 
SIGNAL Relay Relay 
No. - Pin No. - Pin 
POT SET 2-7 1-1 
RESET 2-9 1-2 
OPERATE 2-12 1-3 
RESET 2-14 1-4 
-24v. Power Supply 1-B 2-B 
-24v. Power Supply 3-B 4-B 
-24v. Power Supply A-B B-B 
-24v. Power Supply C-B D-B 
-24v. Power Supply E-B F-B 
-24v. Power Supply G-B H-B 
-24v. Power Supply I-B 







INTERNAL RACK \HRING 
SIGNAL Relay Patchboard 
No. - Pin Pin 









































1~ B-6 P6 





RELAY CONTACTS G-2 J7 
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INTERNAL RACK HIRING 
----
SIGNAL Relay Patchboard 
No. 
- Pin Pin 
RELAY CONTACTS G-10 K7 
G-13 L7 
J~ 





























I-9 . F12 
I-2 Gl2 
'J I-10 Hl2 
I-15 112 
I-5 Jl2 
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